TSA6060, UKŁADY SCALONE
[ Pobierz całość w formacie PDF ]INTEGRATED CIRCUITS
DATA SHEET
TSA6060
Fast radio tuning PLL frequency
synthesizer
Product specification
Supersedes data of April 1994
File under Integrated Circuits, IC01
1995 Nov 23
Philips Semiconductors
Product specification
Fast radio tuning PLL frequency
synthesizer
TSA6060
FEATURES
·
On-chip AM and FM prescalers with high input
sensitivity
·
On-chip high-performance one-input-two-output, tuning
voltage amplifier for the AM and FM loop filters
·
On-chip two-level current amplifier (charge pump) for
loop gain adjustment
APPLICATIONS
·
One reference oscillator (4 or 8 MHz) for both AM
and FM
·
FM mains and car radios
·
VHF receivers 30 to 200 MHz.
·
High-speed tuning provided by a powerful digital
memory phase detector
GENERAL DESCRIPTION
·
40 kHz output reference frequency for communication
between the FM/IF system and microcontroller-based
tuning interface IC (TEA6100)
The TSA6060 is a frequency synthesizer manufactured in
SUBILO-N technology (components laterally separated by
oxide). The device performs all the tuning functions of a
PLL radio tuning system.
·
Oscillator frequency range of 500 kHz to 30 MHz and
30 MHz to 200 MHz
·
Four selectable reference frequencies:
1, 10, 25 or 50 kHz, for both tuning ranges
The IC is designed for application in all types of
radio receivers.
·
I
2
C-bus interface to a microcontroller
·
Software controlled band switch output
·
In-lock detector output.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
CC1
supply voltage (pin 3)
4.5
5.0
5.5
V
V
CC2
supply voltage (pin 16)
V
CC1
+ 1 8.5
12.0
V
I
CC1
supply current (pin 3)
no outputs loaded
-
15
-
mA
I
CC2
supply current (pin 16)
no outputs loaded
0.7
1.0
1.5
mA
f
iAMmax
maximum AM input frequency
30
-
-
MHz
f
iAMmin
minimum AM input frequency
-
-
500
kHz
f
iFMmax
maximum FM input frequency
200
-
-
MHz
f
iFMmin
minimum FM input frequency
-
-
30
MHz
V
iAM(rms)
AM input voltage (RMS value)
V
iFM
=0V; f
i
< 15 MHz 30
-
500
mV
V
iFM(rms)
FM input voltage (RMS value)
V
iAM
=0V
20
-
300
mV
P
tot
total power dissipation
-
100
-
mW
T
amb
operating ambient temperature
-
40
-
+85
C
ORDERING INFORMATION
TYPE
NUMBER
PACKAGE
NAME
DESCRIPTION
VERSION
TSA6060 DIP16 plastic dual in-line package; 16 leads (300 mil); long body
SOT38-1
TSA6060T SO16
plastic small outline package; 16 leads; body width 7.5 mm
SOT162-1
1995 Nov 23
2
°
Philips Semiconductors
Product specification
Fast radio tuning PLL frequency
synthesizer
TSA6060
BLOCK DIAGRAM
Fig.1 Block diagram.
1995 Nov 23
3
Philips Semiconductors
Product specification
Fast radio tuning PLL frequency
synthesizer
TSA6060
PINNING
SYMBOL PIN
DESCRIPTION
INCLK
1
in-lock detector output
XTAL
2
crystal reference oscillator input
V
CC1
3
supply voltage (PLL supply 1)
V
EE
4
ground
FM
I
5
FM VCO input
DEC
6
prescaler decoupling
AM
I
7
AM VCO input
BS
8
band switch output
f
ref
9
40 kHz reference output
SDA
10 serial data input (I
2
C-bus)
SCL
11 serial clock input (I
2
C-bus)
AS
12 address select input (I
2
C-bus)
FM
O
13 FM output for external loop filter
LOOP
I
14 tuning voltage amplifier input
AM
O
15 AM output for external loop filter
Fig.2 Pin configuration.
V
CC2
16 supply voltage (PLL supply 2)
FUNCTIONAL DESCRIPTION
impedance to ground by the FM/AM switch in the FM
position. The FM output is switched to a low impedance
to ground by the AM/FM switch in the AM position. The
outputs can deliver a tuning voltage of up to 10.5 V.
The TSA6060 contains the following parts:
·
Separate input amplifiers for the AM and FM VCO
signals.
·
An I
2
C-bus interface with data latches and control logic.
The I
2
C-bus is intended for communication between
microcontrollers and different ICs or modules. Detailed
information concerning the I
2
C-bus specification is
available on request.
·
A 17-bit programmable counter.
·
A digital memory phase detector.
·
A reference frequency channel which contains a 4 MHz
or 8 MHz crystal oscillator which is followed by a
reference counter. The reference frequency can be
either 1, 5, 10 or 50 kHz and is applied to the digital
memory phase detector. The reference counter can also
output a 40 kHz reference frequency to pin 9 for
communication between the FM/IF system and the
microcontroller-based tuning interface IC (TEA6100).
·
A software controlled band switch output.
Controls
The TSA6060 is controlled via the 2-wire I
2
C-bus.
Fo
r p
rogramming there is one module address, a logic 0
(R/W bit) and four data bytes. The module address
contains an address select bit (AS) which enables two
TSA6060s to be operated in one system.
The auto-increment facility of the I
2
C-bus allows
programming of the TSA6060 within one transmission
(address + 4 data bytes).
·
A programmable current amplifier (charge pump) which
consists of a 25 mA and a 500 mA current source. This
allows adjustment of the loop gain thereby providing
high-current high-speed tuning and low-current stable
tuning.
·
A one-input-two-output tuning voltage amplifier. One
output is connected to the external AM loop filter and the
other output to the external FM loop filter. Under
software control, the AM output is switched to a low
The TSA6060 can also be partially programmed.
Transmission must then be ended by a STOP condition.
1995 Nov 23
4
Philips Semiconductors
Product specification
Fast radio tuning PLL frequency
synthesizer
TSA6060
The bit organization of the 4 data bytes is shown in Fig.3. Further information is given in Tables 2, 3, 4 and 5.
The bits S0 to S16 (DB0: D7 to D1; DB1: D7 to D0; DB2: D1 to D0) together with bit FM/AM (DB2: D5) are used to set
the divider of the input frequency at inputs AM
I
(pin 7) or FM
I
(pin 5). If the system is in-lock the following is valid, as
shown in Table 1.
Table 1
System-in-lock (note 1).
FM/AM
INPUT FREQUENCY (f
i
)
INPUT
0
(S2
´
2
0
+S3
2
1
..... + S15
´
2
13
+ S16
´
2
14
)
´
f
ref
AM
1
(S0
´
2
0
+S1
´
2
1
..... + S15
´
2
15
+ S16
´
2
16
)
´
f
ref
FM
Note
1. The minimum dividing ratio for the AM mode is 2
6
= 64 and for the FM mode is 2
8
= 256.
Table 2
Bit CP is used to control the charge pump
current (DB0: D0).
Table 5
Bit BS controls the open-collector band switch
output (DB2: D2).
CP
CURRENT
BS
BAND SWITCH OUTPUT
0
LOW
1
sink current
1
HIGH
0
floating
Table 3
Bits REF1 and REF2 are used to set the
reference frequency applied to the phase
detector (DB2: D7 to D6).
The bit 8/4 MHz controls a divide-by-1/divide-by-2 divider
cell in the reference oscillator section. This allows the use
of a 4 MHz or 8 MHz crystal.
REF1
REF2
REFERENCE
FREQUENCY (kHZ)
Table 6
Test mode.
0
0
1
T3
T2
T1
FUNCTION
0
1
10
0
X
0
normal
1
0
25
1
0
1
CP source
1
1
50
0
1
1
CP sink
1
1
1
CP 3-state
Table 4
Bit FM/AM OPAMP controls the switch AM/FM,
FM/AM in the tuning voltage amplifier circuits
(DB2: D4).
0
0
1
CP sink + source
1
1
X
BS = main divider output
FM/AM
OPERATIONAL
AMPLIFIER
SWITCH
1
0
X
BS = reference divider output
FM/AM
AM/FM
The data byte DB3 must be set to 0.....0. It is also used for
test purposes (see Fig.3)).
1
closed
open
0
open
closed
1995 Nov 23
5
´
[ Pobierz całość w formacie PDF ]